

PAPER • OPEN ACCESS

Nanoscale silicon fluidic transfer for ultrahigh-density self-assembled integration

To cite this article: Shoji Ishihara and Katsuaki Tanabe 2020 *Nano Ex.* 1 010063

View the [article online](#) for updates and enhancements.

You may also like

- [Design and testing of high-speed interconnects for superconducting multi-chip modules](#)
S Narayana, V K Semenov, Y A Polyakov et al.
- [Using the developed cross-flow filtration chip for collecting blood plasma under high flow rate condition and applying the immunoglobulin E detection](#)
Chia-Hsien Yeh, Chia-Wei Hung, Chun-Han Wu et al.
- [Self-formation of ultrahigh-density \(\$10^{12} \text{ cm}^{-2}\$ \) InAs quantum dots on InAsSb/GaAs\(001\) and their photoluminescence properties](#)
Kazuki Sameshima, Takuya Sano and Koichi Yamaguchi



The banner features the ECS logo on the left, followed by the text 'The Electrochemical Society Advancing solid state & electrochemical science & technology'. The main text reads '242nd ECS Meeting Oct 9 – 13, 2022 • Atlanta, GA, US Presenting more than 2,400 technical abstracts in 50 symposia'. In the center is a portrait of M. Stanley Whittingham with a Nobel Prize medal. To the right, a 'Register now!' button with a checkmark icon is positioned above a photograph of a large audience at a conference. Below the audience photo is an image of a person holding a glowing hexagonal interface with various scientific icons.

ECS The Electrochemical Society
Advancing solid state & electrochemical science & technology

242nd ECS Meeting
Oct 9 – 13, 2022 • Atlanta, GA, US
Presenting more than 2,400
technical abstracts in 50 symposia

ECS Plenary Lecture
featuring
M. Stanley Whittingham,
Binghamton University
Nobel Laureate –
2019 Nobel Prize in Chemistry

Register now!



PAPER

Nanoscale silicon fluidic transfer for ultrahigh-density self-assembled integration

OPEN ACCESS

RECEIVED
12 May 2020REVISED
16 June 2020ACCEPTED FOR PUBLICATION
17 June 2020PUBLISHED
30 June 2020

Shoji Ishihara and Katsuaki Tanabe

Department of Chemical Engineering, Kyoto University, Nishikyo, Kyoto 615-8510, Japan

E-mail: tanabe@cheme.kyoto-u.ac.jp

Keywords: semiconductor, thin film, wafer bonding, integration, device, interface, self-assembly

Original content from this work may be used under the terms of the [Creative Commons Attribution 4.0 licence](https://creativecommons.org/licenses/by/4.0/).

Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

**Abstract**

Fluidic self-assembly is an efficient fabrication technique that a large number of semiconductor chips are spontaneously integrated. However, the integrated chips in the experiments reported so far had dimensions of several tens of micrometers for the side lengths and thickness, hindered by the severe adhesiveness of smaller chips to their original substrates. Here we demonstrate fluidic transfer of submicron-scale chips. Simultaneous release and deposition of silicon thin-film chips are conducted in a blended solution of hydrofluoric acid and ethanol with ultrasonication, in relation to the surface tension. The mechanical bonding stability of the thin-film chips to the host chip is confirmed. Our scheme could lead to high-throughput, low-cost, and ultrahigh-density on-chip integration for electronic and photonic devices.

1. Introduction

Scaling down, high-density integration, and low-cost and high-throughput production are highly demanded in various optoelectronic devices, such as electronic large-scale-integration chips, light-emitting-diode displays, and photonic integrated circuits. The conventional pick-and-place integration method, however, has limitations for these required factors. Semiconductor wafer bonding is a skillful integration method, widely used in optoelectronics [1–6]. Fluidic self-assembly is a technique to integrate microscale chips released from multiple functional wafers onto a single host chip with selective bonding of each functional microchip to the designated site of the host chip in liquid phase [7–14]. For fluidic self-assembly, a large number of microscale chips can be simultaneously integrated, in contrast to the pick-and-place method. However, experiments of fluidic self-assembly in earlier studies have been carried out for semiconductor chips with dimensions of several tens of micrometers for both the areal size and thickness [7–14]. This dimensional status is presumably because of the severe, undesirable adhesion or re-adsorption of smaller chips to the surfaces of their original substrates. In the present study, we realize fluidic self-assembly of submicron-scale chips, towards ultrahigh-density integration.

2. Experimental

Figure 1 shows a schematic flow diagram of our experimental process of fluidic self-assembly. We used a silicon-on-insulator (SOI) (100) wafer with an SOI layer and buried-oxide (BOX) layer with thicknesses of both 200 nm and a silicon (Si) (100) wafer, for the microchip generator ('releaser') and the host chip ('receiver'), respectively. The square pillar- and pocket-shaped patterns of the releaser and receiver were photolithographically defined on the SOI and Si wafers, respectively, by dry etching. The etching depths were around 300 nm (i.e., about the middle of the BOX layer) and 1 μm for the SOI and Si wafers, respectively. Figure 2 shows typical plane-view scanning electron microscope images of the releaser and receiver wafers. Then, the patterned SOI and Si wafers were diced into $\sim 1\text{-cm}^2$ - and 25-mm^2 -area pieces, respectively. A pair of the releaser and receiver pieces was adjacently submerged, with their patterned faces up, in 10 ml of 10-% hydrofluoric acid (HF) aq. (HF : deionized water = 1:4 vol.) or a mixture solution of HF and ethanol (1:4 vol.) at room temperature for 3 h, as schematically shown in the inset of





figure 1. The receiver piece was then taken out of the solution with no cleaning process, and naturally dried in the atmosphere. Note that the surface of the SOI and Si pieces becomes hydrophobic in the submergence owing to HF, and thus no apparent liquid existed on the pieces in taking out. In the submergence process, the SOI layer of the releaser piece is separated from the substrate by the selective dissolution of the BOX layer over Si by HF. Subsequently, the separated Si thin-film microchips (originally the SOI layer) are transferred in the solution and integrated onto the receiver piece. In this manner, the release, transfer, and integration of microchips are simultaneously conducted in a single step, leading to an efficient production process. To promote the separation of the microchips from the SOI wafer, we tested several external-force application methods: solution stirring, ultrasonication, heating, convective boiling, gravitational force by placing the releaser piece upside down, and nudging the releaser piece by tweezers. To test the mechanical stability of the bonded microchips on the receiver piece, we blew the samples after the fluidic self-assembly experiments, with a regular blower gun sourced by a house compressed-air supply gas line, for 1 min. The air velocity was set as $10 \text{ m}\cdot\text{s}^{-1}$, calibrated by a regular anemometer positioned at the equivalent distance from the blower gun.

3. Results and discussion

Figure 3 presents a cross-sectional scanning electron microscope image of the releaser piece submerged in the HF aq. for 10 min. It is observed that the BOX layer in the releaser structure is selectively etched over the top SOI layer and the bottom Si substrate. This selective dissolution or undercut of the BOX layer leads to the separation




Figure 3. Cross-sectional scanning electron microscope image of the releaser piece submerged in the HF aq. for 10 min.




Figure 4. Plane-view optical microscope image of the releaser piece submerged in the HF aq. with ultrasonication. The bright parts and the grayish parts at the center of the bright parts correspond to the SOI and BOX layers, respectively.

of the SOI layer, as the transferred microchip in fluidic self-assembly. However, after the entire dissolution of the BOX layer, it was observed that most of the Si thin-film microchips (lifted-off SOI layer) adsorbed onto the Si substrate of the SOI wafer, and thus could not be released in the solution. After this situation, any of the abovementioned external-force application methods did not work for the separation of the thin-film microchips, except that nudging the releaser piece by tweezers partially separated the microchips, but with severely breaking them. This consequence can be attributed to the fact that the attractive van der Waals surface force is relatively large for such thin films (thickness: 200 nm), and therefore the Si surfaces easily stick to each other, hindering the planned release of the microchips. Then, we applied ultrasonication during, but not after, the submergence process in the HF aq., which worked, and the Si thin-film separation was conducted. However, partial breakage of the Si thin-film microchips was observed particularly for the microchips larger than several micrometers (figure 4). To address this issue, we found that a blend of HF and ethanol, rather than the conventional HF aq., effectively works for the separation of Si thin films from the SOI wafer with no damage. This result could be attributed to the difference in the surface tension between the solutions (water: $72.9 \text{ mN}\cdot\text{m}^{-1}$, ethanol: $22.4 \text{ mN}\cdot\text{m}^{-1}$ at room temperature [15]). Figure 5(a) presents a plane-view scanning electron microscope image of the transferred Si thin-film microchips into the pockets of the receiver piece, in the HF-ethanol solution with ultrasonication. The yield of the process was approximately 1%, based on the fraction of the pockets of the receiver piece that are filled with the microchips. The orientations of the microchips that entered the pockets of the receiver piece were observed to be random. We also observed the microchips adsorbed onto the terrace region between the pockets of the receiver piece, but not inside the pockets. At the present stage, we have no surficial selectivity for the microchip deposition between the pockets and the terrace region, relying only on the geographical stability inside the pockets represented by the attractive van der Waals force from the side walls. In actual applications, inertial force [16] or tunable affinity force by electric field [10], magnetic field [17, 18], or DNA [19, 20] can be used for selective attachment of each functional category of thin-film pieces into the designated spots. By combining with the earlier fluidic self-assembly of GaAs [7–10], or potentially other semiconductor




Figure 5. Plane-view scanning electron microscope images of the transferred Si thin-film microchips (a) before and (b) after air blowing at the velocity of $10 \text{ m}\cdot\text{s}^{-1}$ for 1 min.




Figure 6. Plane-view scanning electron microscope image of the transferred submicron-scale Si thin film.

materials, the scheme of the present study can be applied for heterogeneous integrations, such as III–V-on-Si structures [4–6].

Figure 5 presents plane-view scanning electron microscope images of the transferred Si thin-film microchips before and after air blowing at the velocity of $10 \text{ m}\cdot\text{s}^{-1}$ for 1 min. The endurance, represented by the apparent invariance, of the sample against such a gusty wind verifies the sufficient interfacial mechanical bonding stability of the microchips for practical device applications. As a demonstration towards ultrahigh-density integration, we fabricated smaller releaser and receiver patterns. Figure 6 presents a plane-view scanning electron microscope image of a transferred smaller Si chip. As observed, a Si thin-film chip with a diameter of $0.8 \mu\text{m}$ was transferred to a pocket of the receiver piece. Incidentally, the rounded shape of the transferred chip and the receiver pocket is simply owing to the limitation of the spatial resolution in the photolithography process. Thus, the applicability of our fluidic self-assembly scheme for the integration of nanoscale chips is indicated.

4. Conclusions

In this study, fluidic self-assembly of submicron-scale chips was realized. The dimensions of the transferred Si thin-film chips were 800 nm in diameter and 200 nm in thickness, at the smallest. Simultaneous release and transfer of the thin-film chips were realized in a single step, in a single solution. Ultrasonication was observed to effectively suppress the re-adsorption of the released thin-film chips onto the mother Si substrate. A mixture

solution of HF and ethanol, rather than the conventional HF aq., was found to minimize the damage on the thin-film chips by ultrasonication, by the control of surface tension. The mechanical bonding stability of the thin-film chips to the host chip was verified. Our scheme could lead to high-throughput, low-cost, and ultrahigh-density on-chip integration for electronic and photonic devices.

Acknowledgments

The authors would like to thank Shinji Kishimura, Hideki Takahashi, Yoshiya Yamamoto, Yayoi Takeuchi, and Hiroyuki Seto of the Nanotechnology Platform, Kyoto University, for their support on the lithography and etching processes. This study was supported, in part, by the Fujikura Foundation, the Kato Foundation for Promotion of Science, the Murata Science Foundation, and the Japan Society for the Promotion of Science (JSPS).

ORCID iDs

Katsuaki Tanabe  <https://orcid.org/0000-0002-0179-4872>

References

- [1] Lasky J B 1986 *Appl. Phys. Lett.* **48** 78
- [2] Shimbo M, Furukawa K, Fukuda K and Tanzawa K 1986 *J. Appl. Phys.* **60** 2987
- [3] Tanabe K, Fontcuberta i Morral A, Atwater H A, Aiken D J and Wanlass M W 2006 *Appl. Phys. Lett.* **89** 102106
- [4] Takigawa R, Higurashi E, Suga T and Kawanishi T 2011 *Opt. Express* **19** 15739
- [5] Liang D, Huang X, Kurczveil G, Fiorentino M and Beausoleil R G 2016 *Nat. Photon.* **10** 719
- [6] Jhang Y H, Mochida R, Tanabe K, Takemasa K, Sugawara M, Iwamoto S and Arakawa Y 2016 *Opt. Express* **24** 18428
- [7] Yeh H J and Smith J S 1994 *IEEE Photon. Technol. Lett.* **6** 706
- [8] Tu J K, Talghader J J, Hadley M A and Smith J S 1995 *Electron. Lett.* **31** 1448
- [9] Talghader J J, Tu J K and Smith J S 1995 *IEEE Photon. Technol. Lett.* **7** 1321
- [10] Edman C F, Swint R B, Gurtner C, Formosa R E, Roh S D, Lee K E, Swanson P D, Ackley D E, Coleman J J and Heller M J 2000 *IEEE Photon. Technol. Lett.* **12** 1198
- [11] Srinivasan U, Helmbrecht M A, Rembe C, Muller R S and Howe R T 2002 *IEEE J. Select. Topics Quant. Electron.* **8** 4
- [12] Snyder E J, Chideme J and Craig G S W 2002 *Jpn. J. Appl. Phys.* **41** 4366
- [13] Chung S E, Park W, Shin S, Lee S A and Kwon S 2008 *Nat. Mater.* **7** 581
- [14] Biswas S, Mozafari M, Stauden T and Jacobs H O 2016 *Micromachines* **7** 54
- [15] Jasper J J 1972 *J. Phys. Chem. Ref. Data* **1** 841
- [16] Saeedi E, Marcheselli C, Shum A and Parviz B A 2010 *Nanotechnology* **21** 375604
- [17] Love J C, Urbach A R, Prentiss M G and Whitesides G M 2003 *J. Am. Chem. Soc.* **125** 12696
- [18] Ding T, Song K, Clays K and Tung C H 2009 *Adv. Mater.* **21** 1936
- [19] Yan H, Park S H, Finkelstein G, Reif J H and LaBean T H 2003 *Science* **301** 1882
- [20] Iwaura R, Ohnishi-Kameyama M and Shimizu T 2008 *Chem. Commun.* **44** 5770