1330 V, 67 m $\Omega \cdot cm^2$ 4H-SiC(0001) **RESURF MOSFET**

Tsunenobu Kimoto, Hiroaki Kawano, and Jun Suda

Abstract—Design and fabrication of 4H-SiC(0001) lateral MOS-FETs with a two-zone reduced surface field structure have been investigated. The dose dependencies of experimental breakdown voltage show good agreement with simulation. Through the optimization of implant dose, high-temperature (1700 °C) annealing after ion implantation, and reduction of channel length, a breakdown voltage of 1330 V and a low on-resistance of 67 m Ω \cdot cm^2 have been obtained. The figure-of-merit (V_B^2/R_{on}) of the present device reaches 26 MW/cm², being the best performance among lateral MOSFETs reported. The temperature dependence of static characteristics is also presented.

Index Terms—Power device, power MOSFET, reduced surface field (RESURF), silicon carbide (SiC).

WING to the high critical electric field, silicon carbide (SiC) is a promising wide bandgap semiconductor for high-voltage power device applications [1]. Recent improvement in channel mobility of MOS interface has resulted in demonstration of vertical SiC MOSFETs which significantly outperform the Si counterparts [2]-[6]. Although lateral SiC power MOSFETs are more suited for future power IC applications, the performance of lateral SiC MOSFETs has still suffered from high on-resistance and relatively low breakdown voltage, compared to vertical SiC MOSFETs [7]-[10]. In this letter, simulation and fabrication of high-voltage SiC reduced surface field (RESURF) MOSFETs are investigated, leading to a record performance. The temperature dependence of static characteristics is also discussed.

Fig. 1 illustrates the schematic structure of a RESURF MOSFET fabricated in this letter. The structure is basically the same as the "two-zone" RESURF MOSFET [7]. Both the RESURF and lightly doped drain (LDD) regions were 10 μ m long and 0.6 μ m deep. RESURF MOSFETs were fabricated on 10 μ m-thick p-type 8° off axis 4H-SiC(0001) epilayers doped to 7×10^{15} cm⁻³. The RESURF/LDD regions were formed by N⁺ implantation at room temperature, while high-dose $(4 \times 10^{15} \text{ cm}^{-2}) \text{ P}^+$ implantation at 300 °C was employed to form source/drain. The p⁺-contact region was formed by Al⁺ implantation. Post-implantation annealing was performed at 1700 °C for 20 min in Ar with a carbon cap to suppress surface roughening [11]. After RCA cleaning, 70 nm-thick gate oxides were formed by direct oxidation in N₂O at 1300 °C [12], [13]. The contact metal was Ti/Al annealed at 600 °C for

The authors are with the Department of Electronic Science and Engineering, Kyoto University, Kyoto 615-8510, Japan.

Digital Object Identifier 10.1109/LED.2005.854371

Source Gate Drain RESURF LDD SiO 0.6 µm 'n n шщ $\underline{\circ}$ 2 μm 10 μm 10 μm p-epilayer p-substrate

Schematic structure of a SiC RESURF MOSFET fabricated in this Fig. 1. letter.

RESURF dose = 2.4×10^{12} cm⁻²



Fig. 2. LDD-dose dependencies of experimental and simulated breakdown voltages of 4H-SiC MOSFETs with a fixed RESURF dose of 2.4×10^{12} cm⁻². The influence of MOS-interface charge ($Q_{it} = -2 \times 10^{12} \text{ cm}^{-2}$) is also simulated.

source/drain and Al for gate. The typical channel length and width were 2 μ m and 200 μ m, respectively.

The RESURF and LDD doses were optimized to reduce the electric field crowding at the drain edge and in the gate oxide by using device simulation (ISE-DESSIS). The breakdown of devices (avalanche in SiC) was defined when the impact-ionization integral along an electric-force line reaches unity. The maximum electric field of oxide at the gate edge was also monitored.

Fig. 2 plots the LDD-dose dependencies of experimental and simulated breakdown voltages of 4H-SiC MOSFETs with a fixed RESURF dose of 2.4×10^{12} cm⁻². The influence of MOS-interface charge is also simulated. The effective negative charge $(Q_{\rm it} = -2 \times 10^{12} {\rm cm}^{-2})$ was assumed because of electron trapping at the oxide/n-type SiC interface. The simulated breakdown voltage is sensitive to the LDD dose, showing a maximum at a LDD dose of about 8×10^{12} cm⁻². At this LDD dose, the fabricated MOSFET exhibited a maximum breakdown voltage as shown in Fig. 2. In the simulation, the avalanching point is located at the drain edge in the case of a low LDD dose, and at the RESURF/LDD interface for a high LDD dose. In the same manner, the RESURF-dose dependence of breakdown voltage was investigated. When the RESURF

Manuscript received May 26, 2005; revised June 24, 2005. The review of this letter was arranged by Editor K.T. Kornegay.



Fig. 3. Output characteristics of a fabricated 4H-SiC(0001) MOSFET with a RESURF dose of 2.4×10^{12} cm⁻² and a LDD dose of 7.8×10^{12} cm⁻².



Fig. 4. Channel length dependence of on-resistance for 4H-SiC(0001) RESURF MOSFETs with various RESURF doses.

dose is too low, electric field crowding at the drain edge takes place, while oxide breakdown occurs when the RESURF dose is too high. The experimental breakdown voltage showed rather good agreement with simulated values.

Fig. 3 shows the output characteristics of a fabricated 4H-SiC MOSFET with a RESURF dose of 2.4×10^{12} cm⁻² and a LDD dose of 7.8×10^{12} cm⁻². The device exhibited a high break-down voltage of 1330 V, and an on-resistance of 67 m Ω cm² at an oxide field of 3.0 MV/cm. In the calculation of specific on-resistance, an active area of 6.4×10^{-5} cm², including drain and source (5 μ m-long each), was assumed. The threshold voltage determined from the drain current—gate voltage characteristics in the linear region ($V_D = 0.1$ V) was 2.6 V. The channel mobility was estimated to be 24 cm²/Vs from non-RESURF MOS-FETs processed on the same substrate. The leakage current at zero-gate bias was very low, 8×10^{-7} A/cm² at 1 kV. Stable and reversible breakdown was observed up to a relatively high avalanching current.

RESURF MOSFETs with different channel lengths were characterized to analyze the contribution of MOS-channel resistance. In general, the on-resistance of a MOSFET (R_{on}) at negligible drain voltage can be expressed by the following equation:

$$R_{\rm on} = \frac{Ld_{\rm ox}}{\{\mu_{\rm ch}W\varepsilon_{\rm ox}(V_G - V_T)\}} + R_{\rm drift} + R_c \qquad (1)$$

where the L is the channel length W the channel width, μ_{ch} the channel mobility, d_{ox} the oxide thickness, ε_{ox} the dielectric constant of gate oxide, V_G the gate voltage, V_T the threshold voltage, R_{drift} the resistance of drift region (RESURF and LDD



Fig. 5. Temperature dependence of total on-resistance and its components for the 4H-SiC(0001) RESURF MOSFET shown in Fig. 4.



Fig. 6. On-resistance versus breakdown voltage for major lateral SiC MOSFETs reported in literature and this work, together with major lateral Si MOSFETs.

regions), and R_c the resistance of n⁺-contact regions including contact resistance. Fig. 4 represents the channel length dependence of on-resistance for 4H-SiC RESURF MOSFETs with various RESURF doses. In Fig. 4, the LDD dose was fixed, while the RESURF dose and channel length were varied. From the slope of the plots, the effective channel mobility could be estimated to be 20–25 cm²/Vs. From the intercept at the ordinate, the sum of $R_{\rm drift}$ and R_c was determined to be 1240, 770, and 480 Ω for a RESURF dose of 6.0 ×10¹¹ cm⁻², 2.4 ×10¹² cm⁻², and 6.0 ×10¹² cm⁻², respectively. These values are dominated by the resistance of RESURF region, because the RESURF dose is lower than the LDD dose. Since the contact resistance cannot be neglected (about 15–18%) in the present device, further reduction of on-resistance may be achieved by optimizing the annealing process of ohmic contacts.

The temperature dependencies of *measured* on-resistance and its components are shown in Fig. 5. The MOS-channel resistance showed significant decrease with increasing temperature, because electron trapping at the interface states is less pronounced at elevated temperature. The drift-region resistance becomes high at low temperature because of carrier freezing, and at high temperature due to decrease in bulk mobility. As a result, the total on-resistance of RESURF MOSFET showed a minimum at about room temperature.

Fig. 6 plots the on-resistance versus breakdown voltage for major lateral SiC MOSFETs reported in literature and this work, together with lateral Si MOSFETs. A classical limit of Si unipolar devices without super-junction structures is also shown by a dotted curve. The characteristics of the present device (1330 V, 67 m $\Omega \cdot \text{cm}^2$) yielded a high figure-of-merit (V_B^2/R_{on}) of 26 MW/cm², being the best performance among lateral MOSFETs reported (3–10 MW/cm²) [7]–[10]. The optimization of LDD dose, high-temperature (1700 °C) annealing after ion implantation, and reduction of channel length were key issues to improve the performance.

In summary, the dose optimization and fabrication of 4H-SiC(0001) lateral MOSFETs with a two-zone RESURF structure have been investigated. The dose dependencies of experimental breakdown voltage showed good agreement with simulation. A breakdown voltage of 1330 V and a low on-resistance of 67 m $\Omega \cdot cm^2$ have been obtained. In this particular device, the contribution of MOS-channel resistance to the total on-resistance was approximately 40%.

REFERENCES

- J. A. Cooper Jr, M. R. Melloch, R. Singh, A. Agarwal, and J. W. Palmour, "Status and prospects for SiC power MOSFETs," *IEEE Trans. Electron Devices*, vol. 49, no. 6, pp. 658–664, Jun. 2002.
- [2] J. Tan, J. A. Cooper Jr, and M. R. Melloch, "High-voltage accumulationlayer UMOSFETs in 4H-SiC," *IEEE Electron Device Lett.*, vol. 19, no. 6, pp. 487–489, Jun. 1998.
- [3] Y. Sugawara, K. Asano, D. Takayama, S. Ryu, R. Singh, J. W. Palmour, and T. Hayashi, "5.0 kV 4H-SiC SEMOSFET with low R_{on}S of 88 mΩcm²," *Mater. Sci. Forum*, vol. 389–393, pp. 1199–1202, 2002.

- [4] D. Peters, R. Schörner, P. Friedrichs, and D. Stephani, "4H-SiC power MOSFET blocking 1200 V with a gate technology compatible with industrial applications," *Mater. Sci. Forum*, vol. 433–436, pp. 769–772, 2003.
- [5] S. Harada, M. Okamoto, T. Yatsuo, K. Adachi, K. Fukuda, and K. Arai, "8.5-mΩcm², 600-V double-epitaxial MOSFETs in 4H-SiC," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 292–294, Apr. 2004.
- [6] S. Ryu, S. Krishnaswami, M. Das, J. Richmond, A. Agarwal, J. Palmour, and J. Scofield, "4H-SiC DMOSFETs for high speed switching applications," *Mater. Sci. Forum*, vol. 483–485, pp. 797–800, 2005.
- [7] S. Banerjee, T. P. Chow, and R. J. Gutmann, "Robust, 1000 V, 130 mΩcm², lateral two-zone RESURF MOSFETs in 6H-SiC," in *Proc. Int. Symp. Power Semiconductor Devices ICs*, 2002, pp. 69–72.
- [8] S. Suzuki, S. Harada, T. Yatsuo, R. Kosugi, J. Senzaki, and K. Fukuda, "4H-SiC lateral RESURF MOSFET with a buried channel structure," *Mater. Sci. Forum*, vol. 433–436, pp. 753–756, 2003.
- [9] W. Wang, S. Banerjee, T. P. Chow, and R. J. Gutmann, "930-V 170-mΩcm² lateral two-zone RESURF MOSFETs in 4H-SiC with NO annealing," *IEEE Electron Device Lett.*, vol. 25, no. 3, pp. 185–187, Mar. 2004.
- [10] T. Kimoto, H. Kosugi, J. Suda, Y. Kanzaki, and H. Matsunami, "Design and fabrication of RESURF MOSFETs on 4H-SiC(0001), (1120), and 6H-SiC(0001)," *IEEE Trans. Electron Devices*, vol. 52, no. 1, pp. 112–117, Jan. 2005.
- [11] Y. Negoro, K. Katsumoto, T. Kimoto, and H. Matsunami, "Electronic behaviors of high-dose phosphorus-ion implanted 4H-SiC(0001)," J. Appl. Phys., vol. 96, pp. 224–228, 2004.
- [12] L. A. Lipkin, M. K. Das, and J. W. Palmour, "N₂O processing improves the 4H-SiC: SiO₂ interface," *Mater. Sci. Forum*, vol. 389–393, pp. 985–988, 2002.
- [13] T. Kimoto, Y. Kanzaki, M. Noborio, H. Kawano, and H. Matsunami, "Interface properties of metal-oxide-semiconductor structures on 4H-SiC {0001} and (1120) formed by N₂O oxidation," *Jpn. J. Appl. Phys.*, vol. 44, pp. 1213–1218, 2005.