<table>
<thead>
<tr>
<th>Title</th>
<th>Power conversion with SiC devices at extremely high ambient temperatures</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Funaki, T; Balda, JC; Junghans, J; Kashyap, AS; Mantooth, HA; Barlow, F; Kimoto, T; Hikihara, T</td>
</tr>
<tr>
<td>Citation</td>
<td>IEEE TRANSACTIONS ON POWER ELECTRONICS (2007), 22(4): 1321-1329</td>
</tr>
<tr>
<td>Issue Date</td>
<td>2007-07</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/2433/50531">http://hdl.handle.net/2433/50531</a></td>
</tr>
<tr>
<td>Rights</td>
<td>(c)2007 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.</td>
</tr>
<tr>
<td>Type</td>
<td>Journal Article</td>
</tr>
<tr>
<td>Textversion</td>
<td>publisher</td>
</tr>
</tbody>
</table>

Kyoto University
Power Conversion With SiC Devices at Extremely High Ambient Temperatures

Tsuyoshi Funaki, Member, IEEE, Juan Carlos Balda, Senior Member, IEEE, Jeremy Junghans, Member, IEEE, Avinash S. Kashyap, Student Member, IEEE, H. Alan Mantooth, Senior Member, IEEE, Fred Barlow, Member, IEEE, Tsunenobu Kimoto, Member, IEEE, and Takashi Hikihara, Member, IEEE

Abstract—This paper evaluates the capability of SiC power semiconductor devices, in particular JFET and Schottky barrier diodes (SBD) for application in high-temperature power electronics. SiC JFETs and SBDs were packaged in high temperature packages to measure the dc characteristics of these SiC devices at ambient temperatures ranging from 25 °C (room temperature) up to 450 °C. The results show that both devices can operate at 450 °C, which is impossible for conventional Si devices, at the expense of significant derating. The current capability of the SiC SBD does not change with temperature, but as expected the JFET current decreases with rising temperatures. A 100V, 25W dc-dc converter is used as an example of a high-temperature power-electronics circuit because of circuit simplicity. The converter is designed and built in accordance with the static characteristics of the SiC devices measured under extremely high ambient temperatures, and then tested up to an ambient temperature of 400 °C. The conduction loss of the SiC JFET increases slightly with increasing temperatures, as predicted from its dc characteristics, but its switching characteristics hardly change. Thus, SiC devices are well suited for operation in harsh temperature environments like aerospace and automotive applications.

Index Terms—dc-dc converter circuit, device characterization, high temperature operation, packaging, silicon carbide (SiC) device.

I. INTRODUCTION

Silicon Carbide (SiC) has several superior characteristics over silicon (Si) when used as a semiconductor material [1]–[6]. In particular, SiC semiconductor devices are expected to have high temperature, high speed and high voltage operation capabilities [7], which are attributed to the wide bandgap properties of SiC. These advantages cannot all be obtained with conventional Si-based semiconductor devices. This paper focuses on the high temperature operation capability of SiC devices and their switching characteristics in a dc-dc buck converter. SiC JFETs and Schottky barrier diodes (SBD) are specifically addressed in this work.

Several publications have indicated that SiC semiconductor devices are suitable for high temperature operation [8]–[13], [15], [16]. However, most publications cover the study of low power devices like op-amps [8], sensors [9], or integrated circuits [10]. There are a few studies on power converters, but they are limited to temperatures under 250 °C [11]–[15]. Furthermore, there has been no report on the operation of gate controllable devices such as JFETs at extremely high ambient temperatures. The two main reasons are that (a) the SiC JFET is still under development, and (b) the difficulty of packaging bare die for high temperature operation. The latter requires not only that the SiC bare die be capable of operation at high temperatures, but also the package material (including the die attach and wire bonds) and the auxiliary circuit components (e.g., gate driver). Otherwise, the converter can only operate up to ambient temperatures no greater than 250 °C.

SiC JFETs and SBDs were packaged in dedicated thermally stable packages. The dc characteristics of the SiC JFET and SBD under extremely high ambient temperature conditions up to 450 °C were then evaluated using an automated experimental setup for high temperature measurements. The current ratings of the dc-dc buck converter were determined from the experimental results since derating occurs in the SiC JFET with increasing temperatures. The converter inductor was designed and built using a high-temperature toroidal magnetic core and high-temperature wires. Testing was done up to ambient temperatures of 400 °C using a resistive load in order to evaluate the switching
characteristics of SiC devices within the converter circuit and clarified the difficulty in designing a converter for operation in harsh temperatures. Presently, some components such as gate drivers and filter capacitors cannot be operated up to ambient temperatures of 400 °C; so these components were placed outside the oven. But, the operation of the main conversion circuit consists of SiC devices for 400 °C is feasible for locally heated conditions. The experiments in this paper are simply an evaluation of high-temperature effects in SiC devices so designers are able to address device derating and tradeoffs when designing a specific high-temperature application. For completeness, [16] showed the feasibility of an entire converter system operated up to 250 °C, including controller and gate drivers.

This paper is organized as follows: Section II describes the SiC JFET, SiC SBD and inductor; Section III presents the dc characteristics of the SiC devices under high ambient temperatures; Section IV evaluates the converter operation under high ambient temperatures; and finally, Section V provides the conclusions drawn from this work.

II. DESCRIPTION OF THE HIGH TEMPERATURE COMPONENTS

A dc-dc buck converter is one of the simplest power conversion circuits consisting of a switching device, a diode, an inductor, and input and output capacitors. The inductor enables evaluating the dynamic characteristics of switching devices in a practical circuit.

The 1200 V, 2.5 A SiC JFET used in this work is a vertical-topology 2.8 mm² bare die research sample supplied by SiCED. This JFET with a Si MOSFET is commercially available as a cascode device packaged in the general plastic IXYS i4 package [17], [18]. The SiC 600 V, 4 A SBD is commercially available from Cree and has a surface area of 1.9 mm² and the operation is guaranteed up to a maximum temperature of 175 °C. The basic specifications of these SiC devices are given in Table I.

The bare die of the SiC JFET and SBD were packaged in Ni-plated JEDEC TO-258 packages to allow high-temperature operation. The die have metallization on their top and back surfaces as well as terminal contacts. The JFET drain and SBD cathode contacts were attached to the bottom of the package. The JFET source and gate contacts and the SBD anode contacts were wire bonded to the respective terminals in the package with 3-mil Al wire. Fig. 1(a) and (b) shows the packaged SiC JFET and SBD, respectively.

The inductor was built using the Kool-Mu 97907-A7 high-temperature magnetic toroidal core from Magnetics Inc. The core is made of ferrous alloy powder with a relative permeability of 26 and a Curie temperature of 500 °C. The inductor has an inductance of 0.6 mH with 124 turns of high-temperature wire that can withstand temperatures up to 450 °C. Fig. 1(c) shows the inductor, and its specifications are summarized in Table II. Capacitors capable of operating at 400 °C were not available to the research team; in fact, this in itself is ongoing research at the present time. Thus, the converter circuit does not have the filter capacitors typical of these converters. Fig. 1(d) gives the conditions of the die attach and wire bond for the SiC JFET in the high-temperature package after high-temperature operation. No defect was found in the package and the device worked normally. However, a SiC SBD packaged in a conventional plastic package was damaged by high temperature exposure and malfunctioned as shown in Fig. 1(e).

Table: High Temperature Inductor Specifications

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>0.6 mH</td>
</tr>
<tr>
<td>Core</td>
<td>Kool Mu-77908-A7</td>
</tr>
<tr>
<td>Permeability</td>
<td>26 μµ</td>
</tr>
<tr>
<td>Curie temp.</td>
<td>500 °C</td>
</tr>
<tr>
<td>Windings</td>
<td>124 turn</td>
</tr>
<tr>
<td>Size</td>
<td>0.508 mm² (27% Ni-clad Cu)</td>
</tr>
<tr>
<td>Insulator</td>
<td>0.686 mm</td>
</tr>
<tr>
<td>Jacket</td>
<td>0.203 mm</td>
</tr>
<tr>
<td>Nominal OD</td>
<td>2.74 mm</td>
</tr>
<tr>
<td>Jacket</td>
<td>Mica Insulation/Fiberglass Wrap</td>
</tr>
</tbody>
</table>

Fig. 1. SiC devices and inductor for high temperature operation. (a) SiC JFET, (b) SiC SBD, (c) inductor, (d) SiC JFET chip after 450°C operation, (e) conventional plastic package of SiC SBD after 400°C experiment (destroyed).
III. DC CHARACTERISTICS OF SiC DEVICES UNDER HIGH TEMPERATURE CONDITIONS

A. Measurement Setup

Fig. 2 illustrates the configuration of the experimental setup used to measure the dc characteristics of the SiC JFET under a wide range of ambient temperatures. The SiC device under test (DUT) is placed inside a temperature-controlled oven. All the measurement equipment and power supplies to the device are controlled by a PC using LabView and an IEEE-488 (GPIB) link. The measurements were performed automatically and the data was collected and processed within the PC. There are two power sources; one to supply the drain–source voltage \( V_{ds} \) and the other to supply the gate–source voltage \( V_{gs} \). The drain-source voltage \( V_{ds} \) is swept from 0 V to 20 V for different values of the gate-source voltage \( V_{gs} \). The power supply for \( V_{gs} \) provides voltages in two levels, the higher one is used for the gate voltage \( V_{gs} \), and the lower one is used to switch off the JFET. The gate voltage is imposed on the DUT through an optically-isolated gate driver, the TLP-250 from Toshiba Corp. A pulse generator that can produce arbitrary widths of the gate pulses is set to output 40 \( \mu \)s ON pulses to prevent self-heating of the device by conduction current. A digital storage oscilloscope is triggered by the gate signal produced by the pulse generator via an external trigger terminal (extTrig) and performs data acquisition. The PC executes part of the numerical processing and data storage tasks, which are programmed in LabView.

B. DC characteristics of SiC JFET

Fig. 3 illustrates the \( I_{dh} \)–\( V_{dh} \) characteristics of the tested SiC JFET with the gate voltage \( V_{gs} \) as a parameter at 25 °C (room temperature), 200 °C and 450 °C ambient temperatures. Fig. 3(a) illustrates that the SiC JFET has pentode-like dc characteristics at room temperature. The threshold gate voltage is approximately \( V_{gs} = -12 \) V, the saturation current for \( V_{gs} = 0 \) V is about 3.5 A. The low drain-source resistance of approximately 1.33 Ω (~37 mΩ-cm²) results in a steep slope in the linear region. The threshold gate voltage becomes approximately \( V_{gs} = -13 \) V at 200 °C [see Fig. 3(b)]. Fig. 3(c) shows the dc characteristics for an extremely high ambient temperature of 450 °C, which is far beyond the temperature capability of Si devices (i.e., 175 °C). At this temperature, the pinch off drain voltage at \( V_{gs} = 0 \) V becomes unclear. The output current saturates at a much lower values (e.g., down to 0.7 A from 3.5 A for the top curve), or 20% of the value at 25 °C (room temperature), and the drain-source resistance increases to 10.0 Ω (~278 mΩ-cm²) in the linear region for \( V_{gs} = 0 \) V. The threshold gate voltage becomes slightly more negative to \( V_{gs} = -15 \) V. The leakage current in the “OFF” condition of the SiC JFET when applying \( V_{gs} = -20 \) V is given in Fig. 3(d) to clarify the forward blocking capability to the change of temperature. It shows that the SiC JFET can remain in the “OFF” condition at 400 °C, but the leakage current increases remarkably when the temperature exceeds 300 °C. The designers of the converter should take into account this leakage current shift when they are expected to operate over 300 °C.

Fig. 4(a) shows the dc characteristics at \( V_{gs} = 0 \) V for different ambient temperatures. An analysis reveals that (a) the pinch-off drain voltage shifted to higher values, and (b) the drain current saturates at lower levels, both in accordance with increasing temperatures. In the case of the drain current, 3.5 A at room temperature, 2.2 A at 120 °C, 1.4 A at 200 °C, 1.0 A at 300 °C, and 0.7 A at 450 °C, for \( V_{gs} = 0 \) V. The temperature dependency of the saturated drain current at \( V_{ds} = 20 \) V is shown in Fig. 4(b). The current drastically decreases as the ambient temperature increases for values below 200 °C, but the changes become smaller for higher temperatures. These results indicate that the rated current of this JFET should be 0.7 A when this device is used in a circuit where its ambient temperature could be as high as 450 °C. Based on these results, the design of the dc–dc buck converter will consider a lower current of 0.5 A to incorporate a safety margin. From Fig. 4(a) the voltage drop between the drain and source at 0.5 A changes from 0.7 V at 25 °C to 6 V at 450 °C. Fig. 4(c) shows drain-source resistance as a function of temperature for \( I_{ds} = 0.5 \) A at the “ON” condition. The drain resistance at 450 °C becomes 10 times greater than those at 25 °C. However, operation at these high temperatures for Si devices is impossible and unfortunately, significant derating cannot be avoided for high-temperature applications. The SiC JFET does not require changing the gate circuitry with increasing temperatures since the threshold gate voltage changes by only a few Volts, thus making the device easy to use in high temperature applications.

C. DC Characteristics of the SiC SBD

Fig. 5(a) illustrates the \( I_{ak} \)–\( V_{ak} \) characteristics of the SiC SBD for different ambient temperatures. The cut-in voltage of the diode decreases with rising temperatures due to the Schottky barrier height reduction with increasing temperature. The slope of the linear region of the characteristic curve, which resides in the region higher than the cut-in voltage, becomes shallower...
with rising temperatures. This means that the series resistance in the diode increases with rising temperatures.

Fig. 5(b) shows the forward voltage drop of the SiC SBD as function of temperature for $I_{ak} = 0.5$ A. The forward voltage drop changes nonlinearly due to the adverse effects of the cut-in voltage and series resistance changes with rising temperatures. However, these forward voltage drop changes are relatively small when compared to the absolute value of the forward voltage drop, and the variation with temperature is much smaller than that of the SiC JFET. Fig. 5(c) shows that the reverse leakage current of the SiC SBD increases significantly when the temperature exceeds 300 °C. The reverse voltage capability decreases from 660 V at 25 °C to 100 V at 400 °C. This is very important for the designer because the SBD is subjected to a reverse voltage equal to the converter input voltage.

IV. DC-DC BUCK CONVERTER OPERATION UNDER HIGH TEMPERATURE CONDITIONS

A. Experimental Setup

Fig. 6 illustrates the experimental setup for measuring the performance of the SiC-based dc-dc buck converter. Only the SiC JFET, SBD and inductor are exposed to ambient temperature variations in the oven since high-temperature capacitors and...
gate drivers were not available to the research team. The effects of some parasitic inductance are noticeable in the measurement results since the measurements were performed outside of the oven through relatively long wires. The converter operated at a 100 kHz switching frequency with 50% duty cycle, 100 V dc input voltage and a 100 Ω load resistance. The voltage is determined from the forward blocking voltage limitation of the JFET and the reverse voltage limitation of the SBD at high ambient temperatures. As mentioned above, the rated output current was set to 0.5 A for the considered ambient temperature range from 25 °C to 400 °C. The gate driver voltage applied to the SiC JFET is \( V_{\text{gs}} = 0 \text{ V} \) for the “on” condition and \( V_{\text{gs}} = -18 \text{ V} \) for the “off” condition, which is lower than the threshold gate voltage of \( -15 \text{ V} \) at 450 °C.

Fig. 7 gives the voltage and current waveforms of the converter for comparing SiC and Si devices. The oven was not used so the voltage and current waveforms were measured with probes connected directly to the circuit minimizing parasitic components in the power stage and measurement circuit as much as possible. Sharp switching waveforms with small ringing are observed. The switching performance of the two FETs almost coincide, but the Si fast recovery diode (FRD) shows a larger reverse recovery current than the SiC SBD at the turn on of the FET, as expected. This illustration demonstrates the superior characteristics of SiC SBD even at room temperature.

B. Switching Characteristics of SiC Devices Under High Ambient Temperatures

Fig. 8 shows the measured voltage and current waveforms of the dc-dc buck converter as function of ambient temperature. Fig. 8(a) shows the drain-source voltage \( V_{\text{ds}} \) for the SiC JFET indicating that it can remain in the “off” condition when applying a gate voltage \( V_{\text{gs}} \) of \(-18 \text{ V}\) for a \( V_{\text{ds}} \) of 100 V regardless of the ambient temperature. The drain-source voltage drop during the “on” condition increases at higher ambient temperatures. The 5 V drop at 400 °C coincides with the results from the dc characteristic in Fig. 4. The damping of the switching transients becomes more pronounced as the drain-source resistance increases (conduction loss). Fig. 8(b) shows the drain current response of the SiC JFET, which shows no reverse recovery or tail current. The turn-on behavior of the SiC JFET is affected by the switching behavior of the SiC SBD while the turn-off behavior is dominated by the SiC JFET itself. The latter retains its high-speed switching capability up to an extremely high ambient temperature of 400 °C. The \( di/dt \) of the drain current does not change with temperature, i.e., \(-1.45 \times 10^7 \text{ A/s} \) at 25 °C versus \(-1.44 \times 10^7 \text{ A/s} \) at 400 °C. The peak value of the transient current at the turn-on instant decreases with increasing ambient temperatures, but it exceeds the saturated drain current of the SiC JFET (i.e., a peak current of 1.2 A and a saturated current of 0.7 A for the 400 °C case). The reduction of the peak value in the transient current with rising temperatures results in a reduction of the saturated drain current with the excess current attributed to circuit parasitic capacitance components.

Fig. 8(c) shows the anode-cathode voltage of the SiC SBD. The imposed voltage during the non-conduction interval decreases a few Volts at high temperatures because the voltage drop across the SiC JFET increases with increasing ambient temperatures. Fig. 8(d) displays the current flowing through the SiC SBD that turns on quickly when commutating current from the SiC JFET, and has a fairly small forward recovery accompanied by small oscillations as shown in Fig. 8(c). In contrast, it
produces a relatively large reverse current at turn off. Even though the wires for connecting the devices are relatively long (resulting in some parasitic inductances), such a spike current is not observed during the turn-on of the diode. So, this behavior cannot be attributed entirely to parasitic inductances. Furthermore, the SiC SBD does not produce reverse recovery current by carrier recombination and the turn-on speed of the SiC JFET is quite fast resulting in a large $\frac{dV}{dt}$. The displacement current, which charges the capacitance between the anode and cathode of the diode, then becomes predominant\cite{1, 3}. Since the amplitude of the reverse displacement current does not change with temperature, it can be said that the switching speed does not deteriorate with temperature rise. The oscillations are caused by the displacement current during the diode turn off decay, and have large amplitudes for about 2 cycles.

Fig. 8(e) shows the load voltage whose average value is about 50 V, which agrees with the set operating condition of 100 V input voltage and 50% duty cycle. This waveform also shows the effect of not having an output filter capacitor. The converter operates normally from room temperature to an extremely high ambient temperature of 400°C. The output voltage decreases approximately by 5 V at 400°C from its value at room temperature, but the reduction is relatively small for high output voltages. This reduction almost coincides with the 5 V increase of the drain-source voltage drop due to temperature as shown in Fig. 4(a) and taking into account the 50% JFET duty cycle for the "ON" condition. The spike voltages and currents observed at the top and bottom of the waveform in Fig. 8(b), (d), and (e) are caused by the switching operations of the SiC JFET and SBD as well as the parasitic components from the long wires used for the main circuit and the measurements. The ringing waveform difference between Figs. 7 and 8 indicates the existence of the considerable parasitic for high-temperature measurements. The given waveforms of the output voltage maintain the expected shape for all considered temperatures. This means that the inductance of the inductor is not greatly affected within the considered temperature range. The normal operation of the inductor as temperature changes can also be confirmed from the output load current shown in Fig. 8(f). The operation of this passive component under extremely high temperature conditions is satisfactory. The main disadvantage is that its volume is approximately 230 cm$^3$ which is very large when compared to an inductor with similar ratings operating at room temperature. The inductor size can be reduced by increasing the switching frequency further and using a coreless inductor.

Fig. 9(c) and (d) shows the peak switching loss power of the SiC JFET and SBD, respectively. The peak switching loss of the SiC JFET increases with temperature rise, and it becomes 1.6 times at 400°C of the value at room temperature. The peak switching loss of the SiC SBD decreases with temperature rise, and it becomes half at 400°C of the value at room temperature. These switching loss characteristics cannot be estimated from the obtained static IV characteristics in Figs. 3–5.

The results indicate that the switching speed of the SiC JFET is excellent, and the turn-on speed of the SiC JFET must be
reduced to cope with the SiC SBD switching characteristics to prevent transient ringing and undue derating of the SiC JFET.

V. Conclusion

This paper investigated the static and transient characteristics of SiC JFET and SiC SBD under a wide range of ambient temperatures. The conventional plastic package cannot be exposed to such high temperatures; therefore SiC bare die were packaged into thermally stable packages. The packaged SiC JFET and SBD were evaluated over a wide range of ambient temperatures. The measured dc characteristic results indicated that the available current ratings of the SiC JFET decreased with increasing temperatures with the current rating becoming 20% at 450°C with respect to room temperature. The threshold gate voltage was slightly lower with increasing ambient temperatures (\(-15\) V to \(-20\) V). However, it can be easily managed by offsetting the gate voltage a few Volts higher (in the negative direction). The measured dc characteristics of the SiC SBD also showed an increasing series resistance with temperature rise. But, the forward voltage drop also interacts with the cut-in voltage drop with temperature rise. As a result, it showed non-monotonic changes with increasing temperatures.

A dc-dc buck converter for extremely high temperature operation using SiC JFET, SiC SBD (both in thermally stable packages) and a high-temperature inductor was designed by taking into account the drain current rating reduction of the SiC JFET at high temperatures. The operation of the devices were confirmed and evaluated for the converter operating from 25°C (room temperature) to extremely high ambient temperatures (\(\sim 400\) °C). Although the drain-source resistance increased and the power conversion efficiency deteriorated with temperature, this reduction of the conversion efficiency was not very significant and the increase in the voltage drop between the drain and the source was relatively small in comparison to the converter output voltages (this would not be the case for buck converters with output voltages under 5 V). The superior switching characteristics of a SiC JFET were experimentally observed within the considered temperature range. The results showed that the inductive switching characteristics of the SiC JFET and SBD hardly deteriorated with increasing temperatures. However, the very fast turn-on operation of the SiC JFET induced reverse displacement currents in the SiC SBD. Therefore, this issue must be addressed in the design of the gate driver circuit. The discriminative tradeoffs in designing this converter for high temperature operation is summarized in Table III.

In closing, these devices are very suitable for high temperature operation. This ability of SiC devices for extremely high temperature operation indicates that they hold promise for many applications in aerospace and deep space missions.
Fig. 9. Temperature dependency in the performance of SiC-based dc-dc buck converter. (a) conversion efficiency, (b) averaged output voltage, (c) peak switching loss of JFET at turn off, (d) peak switching loss of SBD at turn off.

<table>
<thead>
<tr>
<th>TABLE III</th>
<th>TRADEOFFS IN DESIGNING HIGH TEMPERATURE CONVERTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiC JFET</td>
<td>Reduction in current ratings</td>
</tr>
<tr>
<td></td>
<td>Reduction in blocking voltage</td>
</tr>
<tr>
<td>Shottky diode</td>
<td>Increment in reverse leakage current</td>
</tr>
</tbody>
</table>

ACKNOWLEDGMENT

Dr. Funaki greatly acknowledges the support for this research from the Kyoto University Venture Business Laboratory. The authors acknowledge the SiC JFET devices supplied by Dr. P. Friedrichs (SiCED) and the experimental facilities by Dr. A. Lostetter, Arkansas Power Electronics International, Inc.

REFERENCES


Tsuyoshi Funaki (M’00) received the B.E. and M.E. degrees in electrical engineering and the Ph.D. degree all from Osaka University, Osaka, Japan.

He joined Osaka University as an Research Associate in 1994 and became an Assistant Professor in 2001. In 2002, he joined Kyoto University, Kyoto, Japan, as an Associate Professor. He was a Visiting Scholar in the Electrical Engineering Department, University of Arkansas, Fayetteville, in 2004 and 2005, where he did collaborative research on SiC device and its application.

Dr. Funaki is a member of the Institute of Electrical Engineers of Japan (IEEI), the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan, the Institute of Systems, Control and Information Engineers (ISCIIE), Society of Atmospheric Electricity of Japan (SAEJ), and the Institution of Engineering and Technology (IET), London, U.K.

Juan Carlos Balda (M’78–SM’94) was born in Bahía Blanca, Argentina. He received the B.Sc. degree in electrical engineering from the Universidad Nacional del Sur, Bahía Blanca, Argentina, in 1979, and the Ph.D. degree in electrical engineering from the University of Natal, Durban, South Africa, in 1986.

In 1979, he worked for two and one-half years at Hidronor S.A., an electric utility in the north of Argentina. In 1984, he joined the Laboratory of Power Electronics from the University of Arkansas, Fayetteville, where he worked as an Assistant Professor and a part-time Lecturer at the University of Natal until July 1987. He then spent two years as a visiting Assistant Professor at Clemson University, Clemson, SC.

He has been at the University of Arkansas, Fayetteville, since July 1989 where he is currently a Full Professor and Associate Department Head. His main research interests are power electronics, electric power distribution systems, motor drives and electric power quality.

Dr. Balda is a member of the Power Electronics and Industry Applications Societies, and the honor societyEta Kappa Nu. He is a counselor of the IEEE Student branch and a Faculty Advisor to the Ham Radio Club at the University of Arkansas.

Jeremy Junghans (S’03–M’07) is currently pursuing the M.S.E.E. degree at the University of Arkansas, Fayetteville.

He is currently working as the Principle Product, Packaging and Assembly Engineer for the RF Power Devices Group at Northrop Grumman Electronic Systems in Baltimore, MD. His responsibilities include modeling and simulation of packaged transistors, design of packaging layouts including internal matching networks and oversight of production assembly of high frequency power devices. His previous research includes the spray cooling of power electronics, fabrication and packaging of silicon carbide (SiC) devices and the production of multilayer circuits using low temperature cofired ceramics (LTCC).

Mr. Junghans previously served as the Vice-President of the IEEE CPMT Society and President of the International Microelectronics and Packaging Society student chapters.

Avinash S. Kashyap (S’03) was born in Thrissur, India, on October 14, 1979. He received the B.Tech degree in electrical and electronics engineering from the University of Calicut, India, in 2001 and the M.S. degree in electrical engineering from the University of Arkansas, Fayetteville, in 2005 where he is currently pursuing the Ph.D. degree in electrical engineering.

His research interests include the design, modeling and fabrication of silicon carbide (SiC) devices. He has previously interned at the Oak Ridge National Laboratory’s wide bandgap research group at Knoxville, TN, and the SPICE modeling group of National Semiconductor at Santa Clara, CA.

Mr. Kashyap is a recipient of the Sam Walton Doctoral Academy Fellowship and the William E. Clark Endowed Doctoral Fellowship.

H. Alan Mantooth (S’83–M’90–SM’97) received the B.S. (summa cum laude) and M. S. degrees in electrical engineering from the University of Arkansas (UA), Fayetteville, in 1985 and 1987, respectively, and the Ph.D. degree from the Georgia Institute of Technology, Atlanta, in 1990.

He joined Analog in 1990 where he focused on semiconductor device modeling and the research and development of HDL-based modeling tools and techniques. Besides modeling, his interests include analog and mixed-signal IC design. In 1996, he was named a Distinguished Member of Technical Staff at Analog (now owned by Synopsys). In 1998, he joined the faculty of the Department of Electrical Engineering at the UA, as an Associate Professor and was promoted to his present rank of Full Professor in 2002. In 2003, he co-founded Lynguart, an EDA company focused on modeling and simulation tools. He established the National Center for Reliable Electric Power Transmission at the UA in 2005, for which he serves as Director. He has published over 100 articles on models, modeling techniques, and modeling strategies. He holds patents on software architecture and algorithms for modeling tools and has others pending. He is coauthor of the book Modeling with an Analog Hardware Description Language (Kluwer Academic, 2003).

Dr. Mantooth is a member of Tau Beta Pi andEta Kappa Nu. He was selected to the Georgia Tech Council of Outstanding Young Engineering Alumni in 2002 and has received a teaching, service, and/or research award every year since returning to the UA. In 2006, he was selected as the inaugural holder of the 21st Century Chair in Mixed-Signal IC Design and CAD, an endowed chair position. He has served on several technical program committees for IEEE conferences. He was the Technical Program Chair for the IEEE International Workshop on Behavioral Modeling and Simulation (BMAS) in 2000 and General Chair in 2001. He served as Guest Editor for a Special Issue on Behavioral Modeling and Simulation for the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN IN February 2003 and as an IEEE Circuits and Systems Society Distinguished Lecturer in 2003–2004. He is currently serving the profession in the following roles: 1) IEEE CAS representative on the Design Automation Conference Executive Committee, 2) Member of the IEEE Council on Electronic Design Automation, and 3) Member of the Power Electronics Society Advisory Committee as Chair of the Society’s Standards Committee.

Fred Barlow (M’96) received the B.S. degree in physics and applied physics from Emory University, Atlanta, GA and the M.Sc. and Ph.D. degrees in electrical engineering from the Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg.

He is currently working as an Associate Professor in the Electrical and Computer Engineering Department at the University of Idaho, Moscow, with an emphasis on electronic packaging. He has published widely on electronic packaging and electronic materials evaluation and is a coeditor of The Handbook of Thin Film Technology (McGraw Hill, 1998), as well as the Handbook of Ceramic Interconnect Technology (CRC Press, 2007).

Dr. Barlow is a senior member of the International Microelectronics and Packaging Society (IMAPS). He also serves as the Editor-in-Chief of the Journal of Microelectronics and Electronic Packaging.

Tsune nobu Kimoto (M’00) received the B.E. and M.E. degrees in electrical engineering and the Ph.D. degree (based on his work on SiC epitaxial growth, material characterization, and high-voltage diodes) in 1996, all from Kyoto University, Kyoto, Japan, in 1986, 1988, and 1996, respectively.

He joined Sumitomo Electric Industries, Ltd., in April 1988, where he conducted research on amorphous-Si solar cells and semiconductor diamond material for high-temperature devices. In 1990, he started SiC research work as a Research Associate at Kyoto University. From September 1996 through August 1997, he was a Visiting Scientist at Linköping University, Linköping, Sweden, where he was involved in fast epitaxy of SiC and high-voltage Schottky diodes.

He is currently a Professor in the Department of Electronic Science and Engineering, Kyoto University. He has published over 200 papers in scientific journals and international conference proceedings. His main research activity includes SiC epitaxial growth, optical and electrical characterization, ion implantation, MOS physics, and high-voltage diodes and transistors.

Takashi Hikihara (S’84–M’88) was born in Kyoto, Japan, in 1958. He received the B.E. degree from Kyoto Institute of Technology, Kyoto, Japan, in 1982, and the M.E., and Ph.D. degrees from Kyoto University, Kyoto, Japan, in 1984, and 1990, respectively. From 1987 to 1997, he was with the faculty of the Department of Electrical Engineering, Kansai University, Osaka, Japan. From 1993 to 1994, he was a Visiting Researcher at Cornell University. In 1997, he joined the Department of Electrical Engineering, Kyoto University, American Physics Society (APS), Society for Industrial and Applied Mathematics (SIAM), and so on. Where he is currently a Professor. His research interests include nonlinear science and its application. He is also interested in system control and nanotechnology.

Dr. Hikihara is a member of the Institute of Engineering and Technology (IET), London, U.K., the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan, The Institute of Electrical Engineers of Japan (IEEEJ), the American Physics Society (APS), the Society for Industrial and Applied Mathematics (SIAM), and so on. He was an Associate Editor for the Transactions of the IEICE, the IEEJ, and others. He is currently an Associate Editor of the Journal of Circuits, Systems, and Computers.