ダウンロード数: 552

このアイテムのファイル:
ファイル 記述 サイズフォーマット 
TED.2009.2030437.pdf626.11 kBAdobe PDF見る/開く
タイトル: Enhanced Drain Current of 4H-SiC MOSFETs by Adopting a Three-Dimensional Gate Structure
著者: Nanen, Yuichiro
Yoshioka, Hironori
Noborio, Masato
Suda, Jun  KAKEN_id
Kimoto, Tsunenobu  kyouindb  KAKEN_id  orcid https://orcid.org/0000-0002-6649-2090 (unconfirmed)
キーワード: Metal-oxide-semiconductor field-effect transistor (MOSFET)
multigate FET (MuGFET)
silicon carbide (SiC)
3-D gate structure
発行日: Nov-2009
出版者: IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
誌名: IEEE TRANSACTIONS ON ELECTRON DEVICES
巻: 56
号: 11
開始ページ: 2632
終了ページ: 2637
抄録: 4H-SiC (0001) metal-oxide-semiconductor field-effect transistors (MOSFETs) with a 3-D gate structure, which has a top channel on the (0001) face and side-wall channels on the {112macr0} face, have been fabricated. The 3-D gate structures with a 1-5-mum width and a 0.8- mum height have been formed by reactive ion etching, and the gate oxide has been deposited by plasma-enhanced chemical vapor deposition and then annealed in N2O ambient at 1300degC. The fabricated MOSFETs have exhibited good characteristics: The I ON/I OFF ratio, the subthreshold swing, and V TH are 109, 210 mV/decade, and 3.5 V, respectively. The drain current normalized by the gate width is increasing with decreasing the gate width. The normalized drain current of a 1-mum-wide MOSFET is 16 times higher than that of a conventional planar MOSFET.
著作権等: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
URI: http://hdl.handle.net/2433/109802
DOI(出版社版): 10.1109/TED.2009.2030437
出現コレクション:学術雑誌掲載論文等

アイテムの詳細レコードを表示する

Export to RefWorks


出力フォーマット 


このリポジトリに保管されているアイテムはすべて著作権により保護されています。