ダウンロード数: 310
このアイテムのファイル:
ファイル | 記述 | サイズ | フォーマット | |
---|---|---|---|---|
transfun.E100.A.1464.pdf | 651.58 kB | Adobe PDF | 見る/開く |
完全メタデータレコード
DCフィールド | 値 | 言語 |
---|---|---|
dc.contributor.author | MORITA, Shumpei | en |
dc.contributor.author | BIAN, Song | en |
dc.contributor.author | SHINTANI, Michihiro | en |
dc.contributor.author | HIROMOTO, Masayuki | en |
dc.contributor.author | SATO, Takashi | en |
dc.contributor.alternative | 廣本, 正之 | ja |
dc.contributor.alternative | 佐藤, 高史 | ja |
dc.date.accessioned | 2017-07-04T01:17:45Z | - |
dc.date.available | 2017-07-04T01:17:45Z | - |
dc.date.issued | 2017-07-01 | - |
dc.identifier.issn | 1745-1337 | - |
dc.identifier.uri | http://hdl.handle.net/2433/226311 | - |
dc.description.abstract | Replacement of highly stressed logic gates with internal node control (INC) logics is known to be an effective way to alleviate timing degradation due to NBTI. We propose a path clustering approach to accelerate finding effective replacement gates. Upon the observation that there exist paths that always become timing critical after aging, critical path candidates are clustered to select representative path in each cluster. With efficient data structure to further reduce timing calculation, INC logic optimization has first became tractable in practical time. Through the experiments using a processor, 171x speedup has been demonstrated while retaining almost the same level of mitigation gain. | en |
dc.format.mimetype | application/pdf | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Electronics, Information and Communications Engineers (IEICE) | en |
dc.publisher.alternative | 電子情報通信学会 | ja |
dc.rights | © 2017 The Institute of Electronics, Information and Communication Engineers | en |
dc.subject | NBTI mitigation | en |
dc.subject | reliability | en |
dc.subject | transistor aging | en |
dc.subject | performance degradation | en |
dc.subject | internal node control | en |
dc.title | Utilization of Path-Clustering in Efficient Stress-Control Gate Replacement for NBTI Mitigation | en |
dc.type | journal article | - |
dc.type.niitype | Journal Article | - |
dc.identifier.jtitle | IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences | en |
dc.identifier.volume | E100.A | - |
dc.identifier.issue | 7 | - |
dc.identifier.spage | 1464 | - |
dc.identifier.epage | 1472 | - |
dc.relation.doi | 10.1587/transfun.E100.A.1464 | - |
dc.textversion | publisher | - |
dcterms.accessRights | open access | - |
出現コレクション: | 学術雑誌掲載論文等 |
このリポジトリに保管されているアイテムはすべて著作権により保護されています。