このアイテムのアクセス数: 580

このアイテムのファイル:
ファイル 記述 サイズフォーマット 
TED.2009.2030437.pdf626.11 kBAdobe PDF見る/開く
完全メタデータレコード
DCフィールド言語
dc.contributor.authorNanen, Yuichiroen
dc.contributor.authorYoshioka, Hironorien
dc.contributor.authorNoborio, Masatoen
dc.contributor.authorSuda, Junen
dc.contributor.authorKimoto, Tsunenobuen
dc.date.accessioned2010-04-30T06:16:43Z-
dc.date.available2010-04-30T06:16:43Z-
dc.date.issued2009-11-
dc.identifier.issn0018-9383-
dc.identifier.urihttp://hdl.handle.net/2433/109802-
dc.description.abstract4H-SiC (0001) metal-oxide-semiconductor field-effect transistors (MOSFETs) with a 3-D gate structure, which has a top channel on the (0001) face and side-wall channels on the {112macr0} face, have been fabricated. The 3-D gate structures with a 1-5-mum width and a 0.8- mum height have been formed by reactive ion etching, and the gate oxide has been deposited by plasma-enhanced chemical vapor deposition and then annealed in N2O ambient at 1300degC. The fabricated MOSFETs have exhibited good characteristics: The I ON/I OFF ratio, the subthreshold swing, and V TH are 109, 210 mV/decade, and 3.5 V, respectively. The drain current normalized by the gate width is increasing with decreasing the gate width. The normalized drain current of a 1-mum-wide MOSFET is 16 times higher than that of a conventional planar MOSFET.en
dc.format.mimetypeapplication/pdf-
dc.language.isoeng-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INCen
dc.rights© 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.en
dc.subjectMetal-oxide-semiconductor field-effect transistor (MOSFET)en
dc.subjectmultigate FET (MuGFET)en
dc.subjectsilicon carbide (SiC)en
dc.subject3-D gate structureen
dc.titleEnhanced Drain Current of 4H-SiC MOSFETs by Adopting a Three-Dimensional Gate Structureen
dc.typejournal article-
dc.type.niitypeJournal Article-
dc.identifier.ncidAA00667820-
dc.identifier.jtitleIEEE TRANSACTIONS ON ELECTRON DEVICESen
dc.identifier.volume56-
dc.identifier.issue11-
dc.identifier.spage2632-
dc.identifier.epage2637-
dc.relation.doi10.1109/TED.2009.2030437-
dc.textversionpublisher-
dcterms.accessRightsopen access-
出現コレクション:学術雑誌掲載論文等

アイテムの簡略レコードを表示する

Export to RefWorks


出力フォーマット 


このリポジトリに保管されているアイテムはすべて著作権により保護されています。